VERILOG_SOURCES += ../common/timescaleit.v $(WORKSHOPROOT)/rtl/PrimeUsage.v
TOPLEVEL=PrimeUsage
MODULE=PrimeTester

include ../common/Makefile.sim